2014 International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT) 2014
DOI: 10.1109/iccicct.2014.6993042
|View full text |Cite
|
Sign up to set email alerts
|

Implementation of 32-bit area-efficient hybrid modulo 2<sup>n</sup>&#x002B;1 adder and multiplier

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2018
2018
2018
2018

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
references
References 4 publications
0
0
0
Order By: Relevance