Impact of Silicon Stacked Transistors on Nano Scale Domino Logic

Garg, Sandeep; Gupta, Tarun Kumar; Pandey, Amit Kumar; Pandey, Digvijay

doi:10.1007/s12633-021-01629-9

Cited by 3 publications

(1 citation statement)

References 26 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Since both the precharging time and the average power consumption are dependent on the input pattern, half of the input bits is assumed to be at logic “1” and the other half is assumed to be at logic “0.” Although both the power consumption and the PDP of the scheme of Angeline and Bhaaskaran 47 are smaller than those of the proposed scheme, it must be noted that the load capacitance of this scheme is just the parasitic capacitance at the gate terminal of the keeper. Other schemes for comparison can be found in other studies 48–55 …”

Section: Simulation Results Discussion and Comparisonsmentioning

confidence: 99%

Proposed time‐mode wide fan‐in NAND and NOR gates

Sharroush

Badry

2023

Circuit Theory & Apps

View full text Add to dashboard Cite

Summary CMOS circuits usually operate either in the voltage, current, charge, or time domain. Each of these domains has its own features. As the fan‐in of CMOS circuits increases, the performance of circuits that operate in the voltage domain, the current domain, or the charge domain degrades. This is the case especially with scaling down the power‐supply voltage associated with technology scaling. In this paper, a time‐mode scheme that utilizes a floating‐gate MOSFET (FGMOS) transistor is proposed. The proposed scheme showed good performance for wide fan‐in NAND and NOR gates. The design issues of the proposed scheme like the speed and the power consumption are investigated quantitatively. The performance of the proposed scheme is confirmed through simulation using the 45‐nm CMOS predictive technology model (PTM) with a 1‐V power‐supply voltage. 64‐input NAND and NOR gates realized using this scheme have time delays of 0.375 and 0.25 ns, respectively, at a load capacitance of 5 fF. The application of the proposed scheme for realizing multiplexers required in register files is illustrated and compared with the conventional domino logic in the superthreshold, near‐threshold, and subthreshold regions.

show abstract

Section: Simulation Results Discussion and Comparisonsmentioning

confidence: 99%