Electrical Performance of Electrical Packaging (IEEE Cat. No. 03TH8710)
DOI: 10.1109/essderc.2003.1256926
|View full text |Cite
|
Sign up to set email alerts
|

Impact of charging on breakdown in deep trench isolation structures [parasitic MOSFET example]

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(2 citation statements)
references
References 3 publications
0
2
0
Order By: Relevance
“…The following are the three requirements for isolation devices: compactness, energy saving and low cost. On-chip isolation technology is one of the most adequate approaches for realizing these requirements [15][16][17] and several on-chip isolation devices with a multi trench isolation structure have been reported. [18][19][20][21][22][23][24][25] Figure 2 shows a review status of multi trench gap isolation structures.…”
Section: Introductionmentioning
confidence: 99%
“…The following are the three requirements for isolation devices: compactness, energy saving and low cost. On-chip isolation technology is one of the most adequate approaches for realizing these requirements [15][16][17] and several on-chip isolation devices with a multi trench isolation structure have been reported. [18][19][20][21][22][23][24][25] Figure 2 shows a review status of multi trench gap isolation structures.…”
Section: Introductionmentioning
confidence: 99%
“…There are many examples reported about DTI. [8][9][10][11][12][13][14][15][16][17]28) SOI technology is also shown to be effective for isolation in the vertical direction. [18][19][20][21][22][23][24][25][26][27] In this work, we introduce the unified impedance model to analyze the breakdown voltage of various isolation structures.…”
Section: Introductionmentioning
confidence: 99%