2015
DOI: 10.1007/s11182-015-0532-7
|View full text |Cite
|
Sign up to set email alerts
|

Hysteresis Phenomena in mis Structures Based on Graded-Gap MBE Hgcdte with a Two-Layer Plasma-Chemical Insulator SIO2/SI3N4

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

1
3
0
2

Year Published

2016
2016
2021
2021

Publication Types

Select...
9

Relationship

0
9

Authors

Journals

citations
Cited by 23 publications
(6 citation statements)
references
References 12 publications
1
3
0
2
Order By: Relevance
“…The structures with oxide formed in glow discharge plasma demonstrate slightly lower slow surface states density in comparison to the structures with oxide formed in remote RF-plasma. Wide hysteresis of C-V curves presented in known works [12][13][14][25][26][27] agrees with our conclusions on unsatisfactory passivation and stabilization abilities of native HgCdTe oxide, formed during storage in air, and anodic native oxide, formed in a liquid electrolyte. An interface between deposited Al 2 O 3 and non-oxidized HgCdTe has also poor electro-physical properties.…”
Section: Resultssupporting
confidence: 91%
“…The structures with oxide formed in glow discharge plasma demonstrate slightly lower slow surface states density in comparison to the structures with oxide formed in remote RF-plasma. Wide hysteresis of C-V curves presented in known works [12][13][14][25][26][27] agrees with our conclusions on unsatisfactory passivation and stabilization abilities of native HgCdTe oxide, formed during storage in air, and anodic native oxide, formed in a liquid electrolyte. An interface between deposited Al 2 O 3 and non-oxidized HgCdTe has also poor electro-physical properties.…”
Section: Resultssupporting
confidence: 91%
“…The effective charge density found from the value of the flatband voltage for Al 2 O 3 is slightly higher than the density for the system SiO 2 /Si 3 N 4 at forward and reverse direction voltage sweep. The hysteresis of capacitance-voltage characteristics for all structures is caused by charge trapping at the interface and in insulator layer due to slow states [16,17]. The slow interface trap density found from hysteresis of the CV curves for structures based on n-HgCdTe with This could mean a very low density of the impurity-defect centers near the interface acting as dopants and changing the charge state when changing the voltage [16].…”
Section: Discussionmentioning
confidence: 93%
“…The difference in the electron concentration measured with the Hall-effect-and capacitance measurements can be related to the specific features of the C-V measurements, which yield carrier concentration in a thin sub-surface (and graded-gap) layer with the thickness < 0.4 µm as counted from the insulator/semiconductor interface. It was shown that this concentration can greatly exceed that in the bulk of the material [27,28], presumably due to the fact that indium concentration increases with the graded-gap layer composition increasing (see inset in figure 1).…”
Section: (B)) the Low-defect Layermentioning
confidence: 99%