Abstract:Flatband and current-voltage instabilities in unstressed Al/Ta 2 O 5 -SiO 2 /Si structures were studied in details. It has been found that, after an initial run left on fresh samples, both C-V and J-V characteristics exhibit repeatable patterns. Precisely repeatable counterclockwise hysteresis-like loop in C-V characteristics occurs, while no significant hysteretic behaviour is observed in static J-V characteristics. The reduced instability in J-V characteristics is explained by mutual compensation of two oppo… Show more
“…After this initial irreversible change, repeatable patterns of the − curves are obtained depending generally on the starting voltage. This is a common behavior of the metal/high-/SiO 2 /Si structures, as we have shown in [24].…”
Section: − Hysteresissupporting
confidence: 69%
“…Namely, as we have shown in the work [22], voltage stress causes an increase of the capacitance in accumulation ( 0 ) by effective thinning of the SiO 2 layer by creation of conductive paths in this layer during the stress, as it was previously found from stress induced leakage current characteristics in the work [23]. Detailed study of the variations of − characteristics with consecutive runs has been reported in [24].…”
Method for characterization of electrical and trapping properties of multilayered high permittivity stacks for use in charge trapping flash memories is proposed. Application of the method to the case of multilayered HfO 2 /Al 2 O 3 stacks is presented. By applying our previously developed comprehensive model for MOS structures containing high-dielectrics on the − characteristics measured in the voltage range without marked degradation and charge trapping (from −3 V to +3 V), several parameters of the structure connected to the interfacial layer and the conduction mechanisms have been extracted. We found that the above analysis gives precise information on the main characteristics and the quality of the injection layer. − characteristics of stressed (with write and erase pulses) structures recorded in a limited range of voltages between −1 V and +1 V (where neither significant charge trapping nor visible degradation of the structures is expected to occur) were used in order to provide measures of the effect of stresses with no influence of the measurement process. Both trapped charge and the distribution of interface states have been determined using modified Terman method for fresh structures and for structures stressed with write and erase cycles. The proposed method allows determination of charge trapping and interface state with high resolution, promising a precise characterization of multilayered high permittivity stacks for use in charge trapping flash memories.
“…After this initial irreversible change, repeatable patterns of the − curves are obtained depending generally on the starting voltage. This is a common behavior of the metal/high-/SiO 2 /Si structures, as we have shown in [24].…”
Section: − Hysteresissupporting
confidence: 69%
“…Namely, as we have shown in the work [22], voltage stress causes an increase of the capacitance in accumulation ( 0 ) by effective thinning of the SiO 2 layer by creation of conductive paths in this layer during the stress, as it was previously found from stress induced leakage current characteristics in the work [23]. Detailed study of the variations of − characteristics with consecutive runs has been reported in [24].…”
Method for characterization of electrical and trapping properties of multilayered high permittivity stacks for use in charge trapping flash memories is proposed. Application of the method to the case of multilayered HfO 2 /Al 2 O 3 stacks is presented. By applying our previously developed comprehensive model for MOS structures containing high-dielectrics on the − characteristics measured in the voltage range without marked degradation and charge trapping (from −3 V to +3 V), several parameters of the structure connected to the interfacial layer and the conduction mechanisms have been extracted. We found that the above analysis gives precise information on the main characteristics and the quality of the injection layer. − characteristics of stressed (with write and erase pulses) structures recorded in a limited range of voltages between −1 V and +1 V (where neither significant charge trapping nor visible degradation of the structures is expected to occur) were used in order to provide measures of the effect of stresses with no influence of the measurement process. Both trapped charge and the distribution of interface states have been determined using modified Terman method for fresh structures and for structures stressed with write and erase cycles. The proposed method allows determination of charge trapping and interface state with high resolution, promising a precise characterization of multilayered high permittivity stacks for use in charge trapping flash memories.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.