2017
DOI: 10.1155/2017/8979408
|View full text |Cite
|
Sign up to set email alerts
|

Hyperchaotic Chameleon: Fractional Order FPGA Implementation

Abstract: There are many recent investigations on chaotic hidden attractors although hyperchaotic hidden attractor systems and their relationships have been less investigated. In this paper, we introduce a hyperchaotic system which can change between hidden attractor and self-excited attractor depending on the values of parameters. Dynamic properties of these systems are investigated. Fractional order models of these systems are derived and their bifurcation with fractional orders is discussed. Field programmable gate a… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
41
0

Year Published

2017
2017
2022
2022

Publication Types

Select...
8

Relationship

3
5

Authors

Journals

citations
Cited by 53 publications
(41 citation statements)
references
References 44 publications
0
41
0
Order By: Relevance
“…13a shows the power consumed by the FPGA implemented FOSyncRM system. For analyzing the power consumed by the controllers, we use the approximation methodology discussed in [81,89]. It confirms that larger power will be consumed by the system when the master and the slave system show largest Lyapunov exponents (FOSyn-cRM = 0.995) as shown in Fig.…”
Section: Fpga Implementation Of the Foasmcmentioning
confidence: 84%
“…13a shows the power consumed by the FPGA implemented FOSyncRM system. For analyzing the power consumed by the controllers, we use the approximation methodology discussed in [81,89]. It confirms that larger power will be consumed by the system when the master and the slave system show largest Lyapunov exponents (FOSyn-cRM = 0.995) as shown in Fig.…”
Section: Fpga Implementation Of the Foasmcmentioning
confidence: 84%
“…e multistable modified fourth-order autonomous Chua's chaotic system presented in this study is modeled on Lab-VIEW FPGA using Runge-Kutta (RK-4) algorithm, which is one of the most popular numerical differential equation decryption methods in the literature. According to the 32-bit IEEE 754-1985 floating-point number standard, the design is coded on VHDL (Very-High-Speed High Speed Integrated Circuit Hardware Description Language) [98]. IP core generator developed by Vivado 2018.3 Design Tools system is used to design chaotic oscillator based on FPGA, such as multiplier, subtractor, and adder, which conform to IEEE 754-1985 standard.…”
Section: Fpga Implementation Of the Multistable Modified Fourth-ordermentioning
confidence: 99%
“…Many literatures have discussed about the implementation of integer order systems using FPGA's [3,9,15,35,37,42,51,53]. Even though there are many literatures on the integer order FPGA implementations, less have been investigated on fractional order FPGA implementations.…”
Section: Field Programmable Gate Array (Fpga) Implementation Of Fosrcmentioning
confidence: 99%