Hurdles for a DRAM-based Match-Action Table

A survey on stateful data plane in software defined networks

“…Beckmann et al [113] envisioned a combination of a P4-capable ASIC with a DRAM scale match-action table. A packet firstly is preconstructed the match key field in ASIC, and sent to a FPGA which stores network states in DRAM.…”