2008 IEEE International Electron Devices Meeting 2008
DOI: 10.1109/iedm.2008.4796779
|View full text |Cite
|
Sign up to set email alerts
|

Highly reliable CMOS-integrated 11MPixel SiGe-based micro-mirror arrays for high-end industrial applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
22
0

Year Published

2009
2009
2016
2016

Publication Types

Select...
5
2

Relationship

1
6

Authors

Journals

citations
Cited by 29 publications
(22 citation statements)
references
References 6 publications
0
22
0
Order By: Relevance
“…We used poly-SiGe as the structural material as it has been demonstrated to be an ideal material for a MEMS-last monolithic process. Since, poly-SiGe films (deposition temperature ~ 450˚ C) with very good electrical and mechanical properties can be obtained at CMOS-compatible temperatures [11], it is highly suited for applications that need arrays of MEMS devices to be individually connected to the interfacing circuits [12]. Our device consists of a poly-SiGe based 2D MEMS grating built from an anchored membrane with symmetrically distributed square shaped perforations which are filled with fixed islands.…”
Section: *Manuscript Click Here To View Linked Referencesmentioning
confidence: 99%
“…We used poly-SiGe as the structural material as it has been demonstrated to be an ideal material for a MEMS-last monolithic process. Since, poly-SiGe films (deposition temperature ~ 450˚ C) with very good electrical and mechanical properties can be obtained at CMOS-compatible temperatures [11], it is highly suited for applications that need arrays of MEMS devices to be individually connected to the interfacing circuits [12]. Our device consists of a poly-SiGe based 2D MEMS grating built from an anchored membrane with symmetrically distributed square shaped perforations which are filled with fixed islands.…”
Section: *Manuscript Click Here To View Linked Referencesmentioning
confidence: 99%
“…Poly-SiGe offers much better integration possibilities: it can be deposited at temperatures compatible with above-CMOS processing, while it has comparable properties to poly-Si and can be processed using similar state-of-the-art tools [5]. [6].…”
Section: Introductionmentioning
confidence: 99%
“…1) [6]. These arrays, consisting of 8ptm x 8ptm pixels with a density which is almost double compared to the state-of-the-art [2], are intended to be used as spatial light modulators (SLM) [7,8].…”
Section: Introductionmentioning
confidence: 99%
“…The spaces in the patterned DFR act as template for the deposition of copper by electroplating (4). The removal of DFR (5) is followed by a flash etch to remove the Cu seed layer (6). As feature size decreases, several wiring layers and their vertical connections (vias) have to be aligned within smaller tolerances to avoid functional errors.…”
Section: Laser Direct Imaging For Advanced Substrates In Semiconductomentioning
confidence: 99%