High-speed SOI junctionless transistor based on hybrid heterostructure of Si/Si0.5Ge0.5 and asymmetric spacers with outstanding analog/RF parameters

Fallahnejad, Mohammad; Amini, Amir; Khodabakhsh, Amir; Vadizadeh, Mahdi

doi:10.1007/s00339-021-05153-w

Cited by 7 publications

(1 citation statement)

References 36 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Various physics models that includes Drift-diffusion, Hydrodynamic model 22,23 Fermi-Dirac statistics, MLDA model (quantum confinement effects), 21 SRH recombination, 24 Band-toband model, 25,26 auger model, Philips unified and Lombardi mobility models, 27 slotboom bandgap narrowing model are included in simulation setup for analysis purpose.…”

Section: T E O T T 1 High K Sio High Kmentioning

confidence: 99%

Optimizing U-Shape FinFETs for Sub-5nm Technology: Performance Analysis and Device-to-Circuit Evaluation in Digital and Analog/Radio Frequency Applications

Ramakrishna,

Valasa,

Bhukya

et al. 2023

ECS J. Solid State Sci. Technol.

View full text Add to dashboard Cite

FinFET is considered a potential contender in the era of Multigate field-effect transistors (FETs). Here, we present structural variations for Junctionless FinFET devices at the IRDS sub-5nm technology node. Four JL-FinFET novel structures are proposed, JL-MG-U-FinFET, JL-U-FinFET, JL-Inv-U-FinFET, and JL-DG-Inv-U-FinFET. The electrical and analog/RF performance of these structures are compared and it is found that JL-DG-Inv-U-FinFET gives better performance in terms of minimizing short channel effects as well as in terms of analog/radio frequency characteristics. The ION/IOFF ratio values for (JL-MG-U-FinFET, JL-U-FinFET, JL-Inv-U-FinFET, and JL-DG-Inv-U-FinFET) are observed as 8.5×106, 1.2×109, 2.04×108, and 1.1×1010, respectively. Similarly, the SS values are noted as 93.44, 70.87, 70.61, and 62.1 mV/dec for the respective configurations. The effect of variation in geometrical parameters such as gate length, U-shaped fin width, and U-shaped fin height on DC and analog/RF characteristics is also explored. It has been observed that the DC parameters such as Ion/Ioff ratio, SS are better for higher Lg, lower WU-fin, and higher HU-fin. Moreover, the JL-DG-Inv-U-FinFET-based common source amplifier produced a gain of 5.2. The results reported will aid device engineers in selecting better geometrical parameters to achieve improved JL-DG-Inv-U-FinFET performance.

show abstract