High-Speed, High-Frequency and Low-PDP, CNFET Full Adder Cells

Abstract

In this paper, three CNT-based full adder designs, called Design1, Design2 and Design3, are proposed. In these designs 12, 14 and 16 transistors are used, respectively. In all designs only 3-input NAND, Majority-not and NOR functions are used. First, a preliminary structure (De-sign1) is presented using 12 transistors. Then its weaknesses are tackled in two steps. In fact, in each step a new design is presented by adding two more transistors to its predecessor. Therefore two new structures called Design2 and Design3 are built in which Design3 is the most e±cient one. To study the performance of Design3 versus other silicon-based and CNT-based 32-nm classical and state-of-the-art cells, comprehensive simulations with regard to various supplies, loads, operating frequencies, and temperatures are performed using Synopsys HSPICE tool. Simulation results con¯rm that the proposed cell is superior to the other cells. At last the robustness of Design3 against the diameter mismatches of CNTs which is one of the most important concerns of nanoelectronics is studied using Monte Carlo transient analysis. This simulation reveals that Design3 functions very well against manufacturing process variations.

High-Performance and Energy-Area Efficient Approximate Full Adder for Error Tolerant Applications

“…Therefore, CNFET technology is suitable for designing multi-threshold circuits. 8 It is worth noting that a 16-bit microprocessor has been produced at MIT University using CNFET technology which is a remarkable advancement in designing CNFET-based digital circuits. 9,10 In this paper, a high-speed, energy-efficient, and low-area 1-bit approximate Full Adder cell is presented.…”