High Speed, High Bandwidth On-Chip Current and Voltage Sensor

Kruppa, J.; Hesidenz, D.

doi:10.1109/icsens.2007.355877

Cited by 4 publications

(1 citation statement)

References 1 publication

Supporting

Mentioning

Contrasting

Order By: Relevance

“…On-chip parametric sensing has been an important field of advancement, providing diverse and concrete support for feeding back the physical parameters needed by any runtime management scheme. In addition to detecting threshold crossing using voltage and thermal sensors to trigger simple actions such as throttling [26], it's also possible to sense a wider range of parameters including current/power [17], process variations [20], supply noise [4], voltage drop [23], transistor ageing [30] and electromagnetic induction [10]. More recently, reference-free sensing techniques have also been developed which would support better sensing under uncertain operating conditions, especially when no high-quality references can be had in terms of voltage, current or frequency [25].…”

Section: Introductionmentioning

confidence: 99%

Studying the Interplay of Concurrency, Performance, Energy and Reliability with ArchOn -- An Architecture-Open Resource-Driven Cross-Layer Modelling Framework

Rafiev

Iliasov

Romanovsky

et al. 2014

2014 14th International Conference on Application of Concurrency to System Design

View full text Add to dashboard Cite

The interplay between pairs of critical factors such as performance, energy and reliability within modern computing systems has always been an interesting topic of study. However, studying the interplay of all three factors together in a many-core, multi-layer design setting has been a relatively recent undertaking. This work explores the practical problems encountered in such studies and introduces the modelling framework ArchOn, which is based on a novel resource-driven graph representation. ArchOn facilitates the analysis and potentially design and synthesis of systems whose design domains are more conveniently organized into multiple layers or levels (e.g. application, OS, hardware, etc.) and potentially large scale and diverse types of concurrency. The layer-agnostic formalism helps designers reason about cross-layer issues and the resource-driven approach is advantageous for reasoning about such issues as energy and time. Example single-and multi-core case studies help explain and illustrate the method.

show abstract