2014 Students Conference on Engineering and Systems 2014
DOI: 10.1109/sces.2014.6880112
|View full text |Cite
|
Sign up to set email alerts
|

High speed domino logic circuit for improved performance

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2018
2018
2023
2023

Publication Types

Select...
2
2

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(2 citation statements)
references
References 10 publications
0
2
0
Order By: Relevance
“…Another suggestion was made by Shiksha as for charge sharing. This suggestion has high speed with better performance using 90nm in OR gates biased at 1V [9]. Also details of Sang-Yun's low swing & low power circuit, which deployed using a pair of pMOS & nMOS transistor to lower the signal's amplitude, was published in 2014 [10].…”
Section: Precedent Researchesmentioning
confidence: 99%
See 1 more Smart Citation
“…Another suggestion was made by Shiksha as for charge sharing. This suggestion has high speed with better performance using 90nm in OR gates biased at 1V [9]. Also details of Sang-Yun's low swing & low power circuit, which deployed using a pair of pMOS & nMOS transistor to lower the signal's amplitude, was published in 2014 [10].…”
Section: Precedent Researchesmentioning
confidence: 99%
“…Figure 1 illustrates a two-input High Speed Domino-based OR gate, or simply a HSD OR gate [9]. Besides having higher resistance against leakage currents in respect with Footer and Footless Domino circuits, the proposed circuit shows higher operational speed.…”
Section: High Speed Domino Logic Circuitmentioning
confidence: 99%