2017 Symposium on VLSI Technology 2017
DOI: 10.23919/vlsit.2017.7998171
|View full text |Cite
|
Sign up to set email alerts
|

High-speed and logic-compatible split-gate embedded flash on 28-nm low-power HKMG logic process

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
7
0

Year Published

2018
2018
2021
2021

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 9 publications
(7 citation statements)
references
References 0 publications
0
7
0
Order By: Relevance
“…Endurance is the number of times that data can be written to an NVM cell before it begins to register errors. Whereas SRAM and DRAM can effectively change memory state an I, endurance ranges from about 10 5 in modern embedded flash [6] to >10 11 in spin-transfer torque magnetic random access memory (STT-MRAM) [7]. Endurance in some technologies can also be improved or sacrificed as a tradeoff for other properties, such as reduced retention or longer program times.…”
Section: A Nvm Basicsmentioning
confidence: 99%
See 1 more Smart Citation
“…Endurance is the number of times that data can be written to an NVM cell before it begins to register errors. Whereas SRAM and DRAM can effectively change memory state an I, endurance ranges from about 10 5 in modern embedded flash [6] to >10 11 in spin-transfer torque magnetic random access memory (STT-MRAM) [7]. Endurance in some technologies can also be improved or sacrificed as a tradeoff for other properties, such as reduced retention or longer program times.…”
Section: A Nvm Basicsmentioning
confidence: 99%
“…Resistance change memories typically demonstrate very fast switching at the cell level (<10 ns), but have slower array access times, due to array circuitry and error correction. A comparison of key properties of embedded DRAM (eDRAM) and major embedded NVM technologies is given in Table I (values from [6]- [12] and references therein).…”
Section: A Nvm Basicsmentioning
confidence: 99%
“…A 14-/16-nm process was modeled for the digital logic and interconnects. We assume that the SONOS cell can scale to 28 nm and estimate a gate capacitance of 100 aF and cell area of 0.053 µm 2 based on existing 28-nm floating-gate transistors [13], [14]. We also assume that it is possible to optimize the channel to give the high resistance (100 M ) needed for large-scale arrays.…”
Section: Architectural Evaluationmentioning
confidence: 99%
“…However, required voltages are higher on the diode selector but still remain compatible with embedded memory specifications. As compared to other technologies, a PCM cell with a diode on FD-SOI would benefit from smaller dimensions than recently published BEOL or Flash eNVM memories in 28nm [6,7].…”
Section: Process and Electric Simulations To Improve Performances mentioning
confidence: 99%