High-Resolution Wideband Vector-Sum Digital Phase Shifter With On-Chip Phase Linearity Enhancement Technology

Abstract

In this paper, a wideband vector-sum phase shifter with phase linearity enhancement technology is proposed to minimize phase error. The digital phase shifter synthesizes the output phases by modulating and summing four quadrature signals. A common-source stage with transformer-based matching network and a quadrature-all-pass filter (QAF) are utilized for the quadrature signals generation within a wideband. Besides, to decrease the influence of parasitics on amplitude and phase error, a resistor-based compensation technology is employed in the QAF implementation. Then, to obtain the 360 • range high resolution phase shifts, the quadrature signals are modulated by four Gilbert-type variable gain amplifiers (VGAs) with digital-controlled current-digital to analog converters (current-DACs). To further minimize phase error, an on-chip phase linearity enhancement loop is utilized. The drain voltages of current-DACs are detected and compared to the presupposed reference voltages generated by the loop. Besides, the compared results are fed back to control the current-DACs to achieve phase linearity enhancement. To verify the mentioned mechanism, a 7-bit digital phase shifter operating at 22-44 GHz with on-chip phase linearity enhancement technology is implemented and fabricated in a 28-nm CMOS technology. Based on the phase linearity enhancement technology, the phase shifter exhibits a RMS amplitude error of 0.36-0.59 dB and RMS phase error of 0.92 •-1.02 • without off-chip digital pre-distortion (DPD) technology. The total DC power consumption including the phase linearity enhancement loops is 35 mW under a 0.9V supply voltage.

Predistortion-Based Linearization for 5G and Beyond Millimeter-Wave Transceiver Systems: A Comprehensive Survey

“…Since CST enables the phase inversion via adjustment of gate voltages; therefore, different gate widths or biasing levels are given to minimize the parasitic effects and increase the dB-linear range. For this reason, CST-based VGA designs have also been realized through both analog and digital control voltages [166]. However, the design obstacle of CST in TRX VGA is the circuit volume, where the cascade (multi-stage) structure brings the fine-tuning of dB-linear gain characteristics and effective transconductance.…”

Recent Developments of Butler Matrix From Components Design Evolution to System Integration for 5G Beamforming Applications: A Survey

“…Phase shifters, just like BLCs, are widely used microwave devices in many microwave circuits and beamforming networks. Generally, phase shifters can be divided into two classes: analogue phase shifters that provide a continuous phase shift or delay line [58], [59], and digital phase shifters that provide a discrete set of phase shift or delay lines [60]. As a good performance, planar phase shifters featured compact size, simple design, and relatively wide bandwidth is required for practical applications.…”

A 23–40-GHz Phased-Array Receiver Using 14-Bit Phase-Gain Manager and Wideband Noise-Canceling LNA

“…Such separated design cannot be reconfigured to meet the different requirements of phase resolution and gain-tuning range in various applications. Besides, multi-bit active [29], [30], [31] and passive [32], [33], [34] phase shifters are used to provide phase-shifting operation. The phase resolution is improved by increasing the number of control bits, which suffers from the large power consumption and high insertion loss in active and passive phase shifters, respectively.…”