High-performance low-power inner product processor

Abstract

This paper presents three alternative implementations of a high-performance low-power inner product processor. Several previously published algorithms are examined and modifications that d u c e the avemge activity and computational time are proposed. In addition, various hardware implementations and their evaluation of power and performance are provided.