Eighth International Conference on Advances in Computing, Electronics and Electrical Technology - CEET 2018 2018
DOI: 10.15224/978-1-63248-144-3-10
|View full text |Cite
|
Sign up to set email alerts
|

High performance gate stack fabrication process of Ge MOS structure for future electronic devices

Abstract: Abstract-Si has been widely used as primary semiconductor materials for electronic device fabrication. Due to the limitation of its electrical properties such as electron and hole mobilities, however, Ge would be one of the candidates for future electronic device materials because of its higher mobilities of both carriers. However, since GeO 2 which composed of Ge-O chemical bonds is known to have water solubility and it reacts with Ge substrates at high temperature, it is well known that GeO desorption occurs… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 3 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?