2017 IEEE Applied Power Electronics Conference and Exposition (APEC) 2017
DOI: 10.1109/apec.2017.7930941
|View full text |Cite
|
Sign up to set email alerts
|

High-frequency isolated ac-dc converter with stacked architecture

Abstract: Abstract-This paper presents a new isolated ac-dc power converter achieving both high power factor and converter miniaturization suitable for many low power ac-dc applications. The proposed ac-dc converter architecture comprises a line-frequency rectifier, a stack of capacitors, a set of regulating converters, and a multi-input isolated bus converter. Among many suitable circuit implementations, the prototype system utilizes the resonanttransition buck converter as a regulating converter, and the capacitively-… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
3
0

Year Published

2018
2018
2023
2023

Publication Types

Select...
4
3

Relationship

0
7

Authors

Journals

citations
Cited by 8 publications
(3 citation statements)
references
References 26 publications
0
3
0
Order By: Relevance
“…9 also shows that fs_max in a Type II converter is generally much higher than that in a Type V converter with the same Po, c V , Cb and DCM inductor design. This is because fs in both (7) and (11) are proportional to d 2 . A type II converter, however, always has a dmax of 100%, while a type V converter has a dmax which can be designed small by increasing the ratio of c o V v .…”
Section: Alternative Modes Of Operationmentioning
confidence: 99%
“…9 also shows that fs_max in a Type II converter is generally much higher than that in a Type V converter with the same Po, c V , Cb and DCM inductor design. This is because fs in both (7) and (11) are proportional to d 2 . A type II converter, however, always has a dmax of 100%, while a type V converter has a dmax which can be designed small by increasing the ratio of c o V v .…”
Section: Alternative Modes Of Operationmentioning
confidence: 99%
“…Single-phase power-factor-correction (PFC) rectifiers with simultaneous high power-density, high conversion efficiency and high reliability (H 3 ) are particularly desirable in many emerging applications such as LED driving (which requires a long service lifetime and a small form factor) [1]- [6] and quick charging for mobile phones (which demands a portable design and a high power efficiency) [7]- [9]. One critical challenge for conventional single-phase PFC rectifiers towards achieving H 3 is the use of electrolytic capacitors (E-caps) which are employed for buffering the double-line-frequency pulsing ripple power inherent in single-phase PFC rectifiers [10]- [14] (see Cb in Fig.…”
Section: Introductionmentioning
confidence: 99%
“…Based on the above discussions, a schematic diagram of the voltage sensorless controller that can estimate |𝑣 𝑎𝑐 |(t), vdc(t), and vc (t) using only the measurement of the inductor current iL is shown in Fig.2(b). Here the inductor current to voltage converter (ICVC) block is used to obtain a scale down and filtered inductor voltage vL signal (i.e., v''L) from iL; the demultiplexer is used to decode the switching inputs (SA, SB) to differentiate the switching states and to route the associated v''L (i.e., v''L,i) to one of the four amplitude modulation demodulator (AMD) channels; the AMD is used for envelop reconstruction; finally, the calculation block is used to process the envelop signals and yield all the voltage signals needed based on (5)-(8). Detailed design of the ICVC, the AMD, and other design considerations are discussed as follows.III.…”
mentioning
confidence: 99%