2013 Ieee Sensors 2013
DOI: 10.1109/icsens.2013.6688624
|View full text |Cite
|
Sign up to set email alerts
|

Heterogeneous integration of an InAs nanowire with energy-efficient CMOS delta-sigma modulator

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
2
0

Year Published

2015
2015
2016
2016

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 13 publications
0
2
0
Order By: Relevance
“…Indeed, during the years following Moore’s Law, the silicon fabs have continued to reduce the size of CMOS transistors, reaching dimensions comparable with most of the nanomaterials developed in the last few decades. For this reason the assembling of the sensing material onto the read-out electronics makes them even more interesting, enabling the fabrication of a high-accuracy and low-noise integrated sensing devices [6,7]. At research stage, semiconductor NWs (e.g., Si-NWs) have been already integrated with CMOS technology during the standard fabrication process and experimented as new Field Effect Transistors [8].…”
Section: Introductionmentioning
confidence: 99%
“…Indeed, during the years following Moore’s Law, the silicon fabs have continued to reduce the size of CMOS transistors, reaching dimensions comparable with most of the nanomaterials developed in the last few decades. For this reason the assembling of the sensing material onto the read-out electronics makes them even more interesting, enabling the fabrication of a high-accuracy and low-noise integrated sensing devices [6,7]. At research stage, semiconductor NWs (e.g., Si-NWs) have been already integrated with CMOS technology during the standard fabrication process and experimented as new Field Effect Transistors [8].…”
Section: Introductionmentioning
confidence: 99%
“…Long interconnections and large parasitic at the interface between nanosensor and ROC can introduce a high equivalent coupling noise. For this reason, the integration of nanomaterials on the top of a CMOS silicon chip has been recently proposed [11] as promising solution for low-noise read-out. Existing solutions for NW resistance DC measurement include transimpedance amplifiers or ADCs [12], but they are not suitable for technology scale-down and they cannot easily cover a wide dynamic range with high SNR (≥40 dB).…”
mentioning
confidence: 99%