2021
DOI: 10.1007/978-3-030-66729-0_16
|View full text |Cite
|
Sign up to set email alerts
|

HDL Code Generation from SIMULINK Environment for Li-Ion Cells State of Charge and Parameter Estimation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
8
0

Year Published

2021
2021
2021
2021

Publication Types

Select...
1

Relationship

1
0

Authors

Journals

citations
Cited by 1 publication
(8 citation statements)
references
References 20 publications
0
8
0
Order By: Relevance
“…In some implementations, SoC evaluation combines ECM and different methods, such as Kalman Filters (KF) or Proportional-Integral (PI) Observer [14], to improve accuracy despite the increase in computational demand [11]. Different implementations were presented in research based on microcontroller systems [15][16][17], but complex models and algorithms also led to solutions exploiting the intrinsic parallelism of FPGA devices [18][19][20][21]. For instance, in [21], the model-based design of a Mixed Algorithm (MA) combining ECM and Coulomb Counting (CC) for SoC estimation was proposed.…”
Section: Introductionmentioning
confidence: 99%
See 4 more Smart Citations
“…In some implementations, SoC evaluation combines ECM and different methods, such as Kalman Filters (KF) or Proportional-Integral (PI) Observer [14], to improve accuracy despite the increase in computational demand [11]. Different implementations were presented in research based on microcontroller systems [15][16][17], but complex models and algorithms also led to solutions exploiting the intrinsic parallelism of FPGA devices [18][19][20][21]. For instance, in [21], the model-based design of a Mixed Algorithm (MA) combining ECM and Coulomb Counting (CC) for SoC estimation was proposed.…”
Section: Introductionmentioning
confidence: 99%
“…Different implementations were presented in research based on microcontroller systems [15][16][17], but complex models and algorithms also led to solutions exploiting the intrinsic parallelism of FPGA devices [18][19][20][21]. For instance, in [21], the model-based design of a Mixed Algorithm (MA) combining ECM and Coulomb Counting (CC) for SoC estimation was proposed. The Simulink model was automatically converted into VHDL code through the HDL Coder Tool.…”
Section: Introductionmentioning
confidence: 99%
See 3 more Smart Citations