Hardware variant NSP with security‐aware automated preferential algorithm

Abstract

Efficient and cost-effective hardware design of network security processor (NSP) is of vital importance in the present era due to the increasing need of security infrastructure in a wide range of computing applications. Here, the authors propose an NSP in field programmable gate array (FPGA) platform where according to a strict power, throughput, resource, and security priorities, a proposed preferential algorithm chooses a cipher suite to program the hardware. The choice is based on a rank list of available cipher suites depending on efficient system index evaluated in terms of power, throughput, resource, and security data and their given weights by the user. Encryption, hash, and key exchange algorithm along with their architectural variants serve excellent hardware flexibility whose bit files are stored in secure digital memory. The proposed design used an isolated key memory where secret keys are stored in encrypted form along with the hash value. The design is implemented using ISE14.4 suite with ZYNQ7z020-clg484 FPGA platform. The performances of the variants architecture of the crypto algorithms are considerably better in terms of power, throughput, and resource than the existing works reported in the literature.

Car Driving Record System Based on Ferroelectric Memory Reading Function and SD Card Chip

“…e advantage of 1T1C is that it can save a larger chip area, but the voltage difference of the neutral line will be affected and become worse and lower. When reading data, a higher quality sensitive amplifier is required [9]; 2T2C will use larger. However, since each memory cell is double the former, the voltage difference 2…”