Hardware Trojan Mitigation Technique in Network-on-Chip (NoC)

Abstract

Due to globalization in the semiconductor industry, malevolent modifications made in the hardware circuitry, known as hardware Trojans (HTs), have rendered the security of the chip very critical. Over the years, many methods have been proposed to detect and mitigate these HTs in general integrated circuits. However, insufficient effort has been made for hardware Trojans (HTs) in the network-on-chip. In this study, we implement a countermeasure to congeal the network-on-chip hardware design in order to prevent changes from being made to the network-on-chip design. We propose a collaborative method which uses flit integrity and dynamic flit permutation to eliminate the hardware Trojan inserted into the router of the NoC by a disloyal employee or a third-party vendor corporation. The proposed method increases the number of received packets by up to 10% more compared to existing techniques, which contain HTs in the destination address of the flit. Compared to the runtime HT mitigation method, the proposed scheme also decreases the average latency for the hardware Trojan inserted in the flit’s header, tail, and destination field up to 14.7%, 8%, and 3%, respectively.

AMDDLmodel: Android smartphones malware detection using deep learning model

“…The model effectively combines GRU and LSTM architectures and achieves promising results as 98.86% accuracy in detecting intrusions, thereby strengthening the security of IoT systems. The paper [24] investigates strategies to mitigate hardware Trojans in Network-on-Chip (NoC), emphasizing the protection of NoC-based systems. The research delves into techniques for detecting and mitigating hardware Trojans, ultimately enhancing the security and reliability of NoC designs.…”