2019 International Symposium on Theoretical Aspects of Software Engineering (TASE) 2019
DOI: 10.1109/tase.2019.00-16
|View full text |Cite
|
Sign up to set email alerts
|

Hardware Tripartite Synapse Architecture based on Stochastic Computing

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
6
0

Year Published

2022
2022
2023
2023

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(6 citation statements)
references
References 21 publications
0
6
0
Order By: Relevance
“…The hardware analysis of the proposed astrocyte model in desynchronizing the hypersynchronous coupled neurons and regulating the synaptic transmission between presynaptic and postsynaptic neurons has the same performance of the original model. The comparison results of the hardware realization in terms of the number of resources and maximum speed have been performed between the modified models and the previous proposed tripartite synapse models in [17], [27], [43], [50]- [52]. These results are reported in Table . IV.…”
Section: Implementation Resultsmentioning
confidence: 99%
See 3 more Smart Citations
“…The hardware analysis of the proposed astrocyte model in desynchronizing the hypersynchronous coupled neurons and regulating the synaptic transmission between presynaptic and postsynaptic neurons has the same performance of the original model. The comparison results of the hardware realization in terms of the number of resources and maximum speed have been performed between the modified models and the previous proposed tripartite synapse models in [17], [27], [43], [50]- [52]. These results are reported in Table . IV.…”
Section: Implementation Resultsmentioning
confidence: 99%
“…In recent years, SC has gained greater insight in hardware realization of neural networks and neuromorphic computing studies due to its error-tolerant inherent and the optimized performance in terms of power and occupied area [26]. In [27], authors have proposed a hardware based tripartite synapse including Leaky Integrate-and-Fire (LIF) neuron, synapse, and astrocyte using Stochastic Computing (SC) and the Extended Stochastic Logics (ESLs). ESLs has been introduced as new method for SC for the hardware design of neural network applications [28].…”
Section: Related Workmentioning
confidence: 99%
See 2 more Smart Citations
“…SC is used to replace conventional computing components such as DSP in hardware devices, and the extended SC logic is used to scale the data range during the computing process. The results show that the proposed hardware architecture has the same output as software simulation with lower hardware resource consumption so that it can be applied to large-scale SNNs [182]. Chen and Song et al designed a probabilistic spiking neuron and realized the reconfigurable computing architecture of the neural network.…”
Section: B Application Of Sc In Snn Chipmentioning
confidence: 97%