2023
DOI: 10.1109/les.2023.3298734
|View full text |Cite
|
Sign up to set email alerts
|

Hardware–Software Co-Optimization of Long-Latency Stochastic Computing

Sercan Aygun,
Lida Kouhalvandi,
M. Hassan Najafi
et al.
Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2024
2024
2024
2024

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 18 publications
0
1
0
Order By: Relevance
“…For the former, evaluations in field programmable gate array (FPGA) or chip implementations have exhibited better performance than conventional binary logic and more reduced hardware resources [6][7][8][9]. For example, novel logic gate models and size optimization studies were conducted to solve the increased latency and power consumption caused by long bitstreams [10]. In addition, studies have been conducted on neurochips [11], novel subtraction, and activation functions [12], and weight updating using physical devices [13].…”
Section: Stochastic Computing and Memorymentioning
confidence: 99%
“…For the former, evaluations in field programmable gate array (FPGA) or chip implementations have exhibited better performance than conventional binary logic and more reduced hardware resources [6][7][8][9]. For example, novel logic gate models and size optimization studies were conducted to solve the increased latency and power consumption caused by long bitstreams [10]. In addition, studies have been conducted on neurochips [11], novel subtraction, and activation functions [12], and weight updating using physical devices [13].…”
Section: Stochastic Computing and Memorymentioning
confidence: 99%