Hardware memory management for large knowledge bases

VLSI for Artificial Intelligence

“…The APS consists of an associatively-accessed disc and a semiconductor associative cache, unified by a memory management scheme known as semantic caching (Lavington et at 1987). The APS cache is modular in design, with a total capacity extending to several tens of Megabytes.…”