Elliptic Curve Cryptography (ECC), provides all public key cryptographic primitives like digital signatures and key agreement algorithms/protocols in a constrained applications such as wireless sensor networks and radio frequency identification networks (RFIDs). In order to achieve digital signatures and key agreements, point/scalar multiplication is necessary to perform. However, we demonstrate the hardware architecture of elliptic curve point multiplication for low area constrained applications over binary (2) field with = 233 bit field size. The lower area is achieved, by using single hybrid karatsuba multiplier for both squarer and multiplication computations. The novel architecture is modeled in Verilog (HDL) using Xilinx (ISE) design tool and synthesized for Virtex 7 fieldprogrammable-gate-array (FPGA). Moreover, it achieves a maximum operational frequency of 157MHz and utilizes only 11849 FPGA slices.