2019
DOI: 10.1016/j.jvcir.2019.01.004
|View full text |Cite
|
Sign up to set email alerts
|

Hardware implementation of digital image skeletonization algorithm using FPGA for computer vision applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2023
2023

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 8 publications
(1 citation statement)
references
References 13 publications
0
1
0
Order By: Relevance
“…Reducing the backhaul link congestion increases the APT [8]. Various solutions like Caching ([9]- [11]), MIMO cooperation [12], content coding [13], user association [14] etc. have been proposed to reduce the congestion on the backhaul links.…”
Section: Introductionmentioning
confidence: 99%
“…Reducing the backhaul link congestion increases the APT [8]. Various solutions like Caching ([9]- [11]), MIMO cooperation [12], content coding [13], user association [14] etc. have been proposed to reduce the congestion on the backhaul links.…”
Section: Introductionmentioning
confidence: 99%