Graphs in VLSI circuits and systems

Bairamkulov, Rassul; Friedman, Eby G.

doi:10.1007/978-3-031-11047-4_3

Search citation statements

Order By: Relevance

Paper Sections

Select...

Introduction1

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2024

Publication Types

Select...

Other1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

(1 citation statement)

References 93 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Post-mapping optimization of path-balancing DFFs has been also proposed in [7] using retiming [8]. Other work proposes new SFQ gates [9], [10] and different clocking schemes [11], [12] to decrease the design cost.…”

Section: Introductionmentioning

confidence: 99%

Algebraic and Boolean Methods for SFQ Superconducting Circuits

Calvino,

De Micheli

2024

2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC)

View full text Add to dashboard Cite

Rapid single-flux quantum (RSFQ) is one of the most advanced and promising superconducting logic families, offering exceptional energy efficiency and speed. RSFQ technology requires delay registers (DFFs) and splitter cells to satisfy the path-balancing and driving-capacity constraints. In this paper, we present a comprehensive exploration of methods for synthesizing and optimizing SFQ circuits. Our approach includes algebraic and Boolean optimization techniques that work on the xor-and graph (XAG) representation of combinational logic. Additionally, we introduce a technology mapping method to satisfy the pathbalancing and fanout constraints while minimizing the area. Finally, we propose a synthesis flow for SFQ circuits. In the experimental results, we show an average reduction in the area and delay of 43% and 34%, respectively, compared to the stateof-the-art.

show abstract