2017
DOI: 10.1049/iet-smt.2016.0210
|View full text |Cite
|
Sign up to set email alerts
|

Graphical modelling of pinched hysteresis loops of memristors

Abstract: Abstract:In this paper, a graphical modelling approach of the pinched hysteresis loops exhibited by memristors is presented. This method provides a tool to emulate the hysteresis loop pinched at the origin, with the lobe area varying with the excitation frequency. The direction of the pinched hysteresis loop can be controlled. This graphical modelling method provides an alternative to describe the behaviour of memristors without deriving the coupled nonlinear differential equations typically required for physi… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2020
2020
2020
2020

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 19 publications
0
1
0
Order By: Relevance
“…Theory of Lissajous figures were applied to the creation of PHL and experimentally verified in [47]. A graphical modeling of PHL that exhibits fingerprints of a memristor is presented in [48].…”
Section: Introductionmentioning
confidence: 99%
“…Theory of Lissajous figures were applied to the creation of PHL and experimentally verified in [47]. A graphical modeling of PHL that exhibits fingerprints of a memristor is presented in [48].…”
Section: Introductionmentioning
confidence: 99%