2024 28th International Symposium on VLSI Design and Test (VDAT) 2024
DOI: 10.1109/vdat63601.2024.10705722
|View full text |Cite
|
Sign up to set email alerts
|

Generic methodolgy and solution for Additive Jitter correction in Mesh based clock architectures

Sri Sakthi Santhanam,
Ankita Dhole,
Sudheer Anumala
Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 5 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?