2021 IEEE 4th International Conference on Electronics Technology (ICET) 2021
DOI: 10.1109/icet51757.2021.9451041
|View full text |Cite
|
Sign up to set email alerts
|

Gate Driver Circuit for a 15-inch AMOLED Display with Narrow Border

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
2
0

Year Published

2024
2024
2024
2024

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(2 citation statements)
references
References 24 publications
0
2
0
Order By: Relevance
“…This relationship demonstrates the inverse proportionality between the charging rate and T f . [20], where M1 is the input TFT, M3 is the driving TFT, and M2, M4-M10 are the reset TFTs. This circuit operates through four phases: Pre-Charge Period, Pull-Up Period, Pull-Down Period, and Low-Level Holding Period [21,22].…”
Section: Pixel Circuitmentioning
confidence: 99%
See 1 more Smart Citation
“…This relationship demonstrates the inverse proportionality between the charging rate and T f . [20], where M1 is the input TFT, M3 is the driving TFT, and M2, M4-M10 are the reset TFTs. This circuit operates through four phases: Pre-Charge Period, Pull-Up Period, Pull-Down Period, and Low-Level Holding Period [21,22].…”
Section: Pixel Circuitmentioning
confidence: 99%
“…Figure 2 presents the schematic of the gate driver used in this study, consisting of three distinct sections [19]: (a) the single-stage circuit schematic, (b) the timing diagram, and (c) the block diagram. The single-stage circuit (a) features a capacitor C1 alongside 11 TFTs (M1-M11)[20], where M1 is the input TFT, M3 is the driving TFT, and M2, M4-M10 are the reset TFTs. This circuit operates through four phases: Pre-Charge Period, Pull-Up Period, Pull-Down Period, and Low-Level Holding Period[21,22].…”
mentioning
confidence: 99%