1982
DOI: 10.1109/t-ed.1982.20913
|View full text |Cite
|
Sign up to set email alerts
|

Gate-drain avalanche breakdown in GaAs power MESFET's

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
9
0

Year Published

1987
1987
2008
2008

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 49 publications
(9 citation statements)
references
References 11 publications
0
9
0
Order By: Relevance
“…electric field and suppress the avalanche multiplication of carriers in order to obtain high drain breakdown voltage. A two-dimensional device simulator where rl, is the electrostatic potential, n is the electron is the most powerful tool to investigate the electric field density, p is the hole density, 4,, is the quasi-Fermi podistribution in GaAs MESFET's, and Some results have tential for holes, E is the dielectric constant, 4 is a unit been reported [l], [2]. According to them, a maximum charge, and J, is the electron current density.…”
Section: Introductionmentioning
confidence: 99%
“…electric field and suppress the avalanche multiplication of carriers in order to obtain high drain breakdown voltage. A two-dimensional device simulator where rl, is the electrostatic potential, n is the electron is the most powerful tool to investigate the electric field density, p is the hole density, 4,, is the quasi-Fermi podistribution in GaAs MESFET's, and Some results have tential for holes, E is the dielectric constant, 4 is a unit been reported [l], [2]. According to them, a maximum charge, and J, is the electron current density.…”
Section: Introductionmentioning
confidence: 99%
“…The gate recess structures provide a more uniform electric field distribution in comparison with the planar structures [132].…”
Section: Gate Recess Effectmentioning
confidence: 99%
“…Surface states and passivation play an important role in the gate-drain breakdown [132][133][134]. The states increase the recombination rate and this results in depletion layer formation.…”
Section: Surface Depletion Layer Effectmentioning
confidence: 99%
See 1 more Smart Citation
“…They demonstrated that a fraction of holes that were generated near the drain is accumulated in the SI buffer near the n + source contact, and that device burnout can occur in sub-nanosecond times. David et al [8] estimated the time until breakdown as a function of gate-drain voltage in excess of BV GD in GaAs MESFETs. They calculated typical times in the 20-240 ps range.…”
Section: Introductionmentioning
confidence: 99%