Full-duplex power line communication system. Analog cancellation, system concept and implementation problems

Rogozhnikov, E. V.; Dmitriyev, Edgar; Movchan, Andrey K.

doi:10.1109/mwent.2018.8337295

Cited by 2 publications

(4 citation statements)

References 3 publications

Supporting

Mentioning

Contrasting

Unclassified

Order By: Relevance

“…All the above referenced systems are designed without considering the real coupling effects between the multi-conductor PLC channels in a MIMO transceiver configuration. Another worth mentioning article is [11]. In [11], two practical realizations of the SISO Full-duplex PLC analog SI cancellation stage are described.…”

Section: Introductionmentioning

confidence: 99%

“…Another worth mentioning article is [11]. In [11], two practical realizations of the SISO Full-duplex PLC analog SI cancellation stage are described. The first exploits a circulator and a balun to decouple the transmitted and received signal.…”

Section: Introductionmentioning

confidence: 99%

“…This signal is then added to the passbandfiltered received signal. However, the systems proposed in [11] are designed for narrowband signals and do not consider the PLC channel effects.…”

Section: Introductionmentioning

confidence: 99%

See 2 more Smart Citations

MIMO In-Band-Full-Duplex PLC: Design, Analysis and First Hardware Realization of the Analog Self-Interference Cancellation Stage

Righini

Tonello

2021

IEEE Open J. Commun. Soc.

View full text Add to dashboard Cite

In-band full-duplex (IBFD) is an attractive solution for increasing the throughput of Power Line Communication (PLC) systems. In IBFD, each network node is allowed to transmit and receive simultaneously in the same frequency band. This paper discusses the importance of defining figures of merit to analyze IBFD performance, which is often forgotten by the literature that addresses IBFD from a pure system level and signal processing perspective. This is because in IBFD hardware-related aspects are of great importance. The focus is then given to the first self-interference (SI) cancellation stage, namely the analog coupling and selfinterference cancellation stage (ASICS). Two architectures are considered. A detailed analysis is offered by taking into account circuit-level aspects. A broadband multiple conductor PLC scenario is assumed to enable multiple-input multiple-output (MIMO) IBFD communication. The first considered architecture performs SI subtraction exploiting operational amplifiers. The second proposed architecture exploits the characteristics of a three ports magnetic circuit together with a signal generator to remove the SI. Design, analysis, and hardware realization of these circuits have been done to compare and show the practical feasibility of the ASICS for PLC, well known to be challenged by its line impedance matching problems and severe frequency selective channel characteristics. This paper is the first documented contribution of the IBFD ASICS for 2x2 MIMO broadband PLC physically realized and tested in the field.

show abstract

Section: Introductionmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

MIMO In-Band-Full-Duplex PLC: Design, Analysis and First Hardware Realization of the Analog Self-Interference Cancellation Stage

Righini

Tonello

2021

IEEE Open J. Commun. Soc.

View full text Add to dashboard Cite

show abstract

“…Una red de datos, y en particular una red BPL (ver figura 1) en ambientes de baja tensión, se presenta como un escenario donde los nodos tienen una permanente necesidad de transmitir [1][2][3][4], lo que genera una disputa por acceder al medio y usar los recursos del canal de acuerdo con las necesidades de ancho de banda [5,6] . Esto puede ocasionar situaciones de inequidad y de satisfacción particular de cada nodo.…”

Section: Introductionunclassified

Optimización del ancho de banda en redes BPL usando las técnicas nucleolus y max-min fairness

Ferreira

Acuña

Barrera

2019

Rev. ing. univ. Medellín

View full text Add to dashboard Cite

Las redes BPL (Broadband Power Line) operan bajo el estándar HomePlug AV (HPAV) el cual utiliza las tecnologías CSMA/CA y TDMA como mecanismo de acceso al medio, donde CSMA/CA está destinado para la transmisión de paquetes de datos y TDMA se utiliza para la transmisión de paquetes de voz y video, con el fin de ofrecer adecuados niveles de QoS. Sin embargo, pese a que el HPAV puede alcanzar altas tasas de transmisión, no cuenta con un adecuado mecanismo de asignación de ancho de banda (AB), lo cual afecta considerablemente el rendimiento de la red a medida que aumenta el número de usuarios debido a que únicamente un nodo puede transmitir a la vez. De acuerdo a lo planteado y, considerando que una red BPL puede ser representada como un juego cooperativo de utilidad transferible (UT), en el presente artículo se propone el uso de dos técnicas para la asignación equitativa de ancho de banda: nucleolus y max-min fairness, las cuales forman parte de la teoría de juegos cooperativos. Al realizar el comparativo de las técnicas nucleolus y max-min fairness como estrategia para la asignación de recursos, se encontró que esta última genera los mejores resultados. Además, se pudo evidenciar que la teoría de juegos puede ser considerada como una novedosa estrategia para la optimización de recursos en una red LAN sobre BPL.

show abstract

Full-duplex power line communication system. Analog cancellation, system concept and implementation problems

Cited by 2 publications

References 3 publications

MIMO In-Band-Full-Duplex PLC: Design, Analysis and First Hardware Realization of the Analog Self-Interference Cancellation Stage

MIMO In-Band-Full-Duplex PLC: Design, Analysis and First Hardware Realization of the Analog Self-Interference Cancellation Stage

Optimización del ancho de banda en redes BPL usando las técnicas nucleolus y max-min fairness

Contact Info

Product

Resources

About