2018
DOI: 10.3390/s18041238
|View full text |Cite
|
Sign up to set email alerts
|

Frequency Based Design Partitioning to Achieve Higher Throughput in Digital Cross Correlator for Aperture Synthesis Passive MMW Imager

Abstract: Digital cross-correlation is central to many applications including but not limited to Digital Image Processing, Satellite Navigation and Remote Sensing. With recent advancements in digital technology, the computational demands of such applications have increased enormously. In this paper we are presenting a high throughput digital cross correlator, capable of processing 1-bit digitized stream, at the rate of up to 2 GHz, simultaneously on 64 channels i.e., approximately 4 Trillion correlation and accumulation… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2018
2018
2020
2020

Publication Types

Select...
3
3

Relationship

2
4

Authors

Journals

citations
Cited by 6 publications
(3 citation statements)
references
References 25 publications
0
3
0
Order By: Relevance
“…Considering the higher output bits of an integrator transition at a slower frequency than the lower output bits, we adopted a two-stage architecture for the integrator to minimize the cost of fabric resource. In the first stage, only an accumulator with 15-bit output was implemented using fabric resource for each integrator; in the second stage, we used a DSP slice together with a 512 × 36 dual-port random access memory (DPRAM) in a multiplexed approach to integrate the results from 256 first stage integrators [28]. The DPRAM was used in a ping-pong configuration, with only 256 locations being used at a time, sparing the other 256 for computer read operation, which made it possible to read earlier data while simultaneously performing the next correlation.…”
Section: Architecturementioning
confidence: 99%
“…Considering the higher output bits of an integrator transition at a slower frequency than the lower output bits, we adopted a two-stage architecture for the integrator to minimize the cost of fabric resource. In the first stage, only an accumulator with 15-bit output was implemented using fabric resource for each integrator; in the second stage, we used a DSP slice together with a 512 × 36 dual-port random access memory (DPRAM) in a multiplexed approach to integrate the results from 256 first stage integrators [28]. The DPRAM was used in a ping-pong configuration, with only 256 locations being used at a time, sparing the other 256 for computer read operation, which made it possible to read earlier data while simultaneously performing the next correlation.…”
Section: Architecturementioning
confidence: 99%
“…The DAC contains 8 channels, and the precision is 16 bits, of which only 13 bits are effective. Also, the external reference voltage of the chip is 1.2 V, and the minimum step voltage is 1200 mV/2 13…”
Section: Design Of High-precision Phase Shifter Modulementioning
confidence: 99%
“…Two versions of synthetic aperture passive millimeter wave imagers for security screening application, i.e., BHU-2D [11] and BHU-2D-U [12], have already been developed and tested by Beihang University. BHU-2D has 24 receiving elements with 160 MHz bandwidth, and BHU-2D-U has 48 receiving elements with 200 MHz bandwidth [13]. The work presented in this article is a part of further enhancements in this system targeted to improve sensitivity and increase resolution in video rate imaging.…”
Section: Introductionmentioning
confidence: 99%