2023
DOI: 10.3390/electronics12173586
|View full text |Cite
|
Sign up to set email alerts
|

Fraction Execution Resolver Using a Hybrid Multi-CPU/GPU Encoding Scheme

Georgios I. Papaioannou,
Maria Koziri,
Thanasis Loukopoulos
et al.

Abstract: Modern video coding standards make use of sub-pixel motion estimation to improve the video quality and reduce the bitrate. It is known that the fraction motion estimation (FME) part follows the integer motion estimation (IME) and adds an extra computational overhead due to the interpolation and the additional motion searches. In this paper, we propose a fraction execution resolver (FER) algorithm that lets the encoder skip the fraction part when specific criteria are met by introducing a preliminary fast test … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 36 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?