2022
DOI: 10.1109/tns.2022.3162037
|View full text |Cite
|
Sign up to set email alerts
|

FPGA Qualification and Failure Rate Estimation Methodology for LHC Environments Using Benchmarks Test Circuits

Abstract: When studying the behavior of a Field Programmable Gate Array (FPGA) under radiation, the most commonly used methodology consists in evaluating the SEE crosssection of its elements individually. However, this method does not allow the estimation of the device failure rate when using a custom design. An alternative approach based on benchmark circuits is presented in this article. It allows standardized application-level testing, which makes the comparison between different FPGAs easier. Moreover, it allows the… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
3
1

Year Published

2023
2023
2024
2024

Publication Types

Select...
4

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(4 citation statements)
references
References 17 publications
0
3
1
Order By: Relevance
“…The components affected by this error and their measured scaled cross-section are shown in figure 6. The cross section found is about three times smaller than what found in bibliography [7]. However, we were not sensitive to all the FFs employed, which means that SEUs occurring on some FFs have no chance of being detected.…”
Section: Errors On Fpgacontrasting
confidence: 73%
“…The components affected by this error and their measured scaled cross-section are shown in figure 6. The cross section found is about three times smaller than what found in bibliography [7]. However, we were not sensitive to all the FFs employed, which means that SEUs occurring on some FFs have no chance of being detected.…”
Section: Errors On Fpgacontrasting
confidence: 73%
“…In spite of the lower and lower reliance on natural boron in the manufacturing process of commercial devices, test standards for ground and atmospheric applications [41,42] give high consideration to the thermal neutron hardness assurance. Thermal neutron sensitivity has also been an increasingly concerning issue for the hardness assurance of the electronics to be used in the high-energy accelerators [43,44] involving both SRAM-and flash-based FPGAs and has brought to design specific guidelines for the design of systems that can be sensitive to them [45]. Similarly, for medical accelerators [46], thermal neutrons are considered the most significant threat to the reliability of the nearby electronics used to monitor the patient treatment.…”
Section: Analysis For Diverse Node Technologiesmentioning
confidence: 99%
“…The most common procedure for qualifying an FPGA consists of testing each of its elements individually, even though this procedure does not allow the failure rate estimation of the actual application nor the comparison with other FPGA families. In recent works [1][2][3], the authors discuss how to overcome such limitations by using benchmark circuits, improving the qualification process by enabling comparisons of SEE and TID performance between different FPGA technologies. Nonetheless, retrieving the failure rate of an actual application remains a challenging task, particularly for systems involving additional front-end electronics, such as detectors applications.…”
Section: Introductionmentioning
confidence: 99%