2004
DOI: 10.1016/s1568-4946(04)00049-3
|View full text |Cite
|
Sign up to set email alerts
|

FPGA implementation of population-based ant colony optimization

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
9
0
1

Year Published

2007
2007
2014
2014

Publication Types

Select...
5
2
1

Relationship

0
8

Authors

Journals

citations
Cited by 8 publications
(10 citation statements)
references
References 0 publications
0
9
0
1
Order By: Relevance
“…It appears in 2002 and proposes a design for an Ant Colony Optimization (ACO) variant, called Populationbased ACO (P-ACO), that allows efficient FPGA implementation. In [81], an overlapping set of authors report from the actual implementation of the P-ACO design. They conduct experiments on random instances of the Single Machine Total Tardiness Problem (SMTTP) with number of jobs ranging from 40 to 320 and report moderate speedups between 1.6 and 10 relative to a software implementation.…”
Section: Early Work On Non-gpu Related Acceleratorsmentioning
confidence: 99%
“…It appears in 2002 and proposes a design for an Ant Colony Optimization (ACO) variant, called Populationbased ACO (P-ACO), that allows efficient FPGA implementation. In [81], an overlapping set of authors report from the actual implementation of the P-ACO design. They conduct experiments on random instances of the Single Machine Total Tardiness Problem (SMTTP) with number of jobs ranging from 40 to 320 and report moderate speedups between 1.6 and 10 relative to a software implementation.…”
Section: Early Work On Non-gpu Related Acceleratorsmentioning
confidence: 99%
“…Scheuermann et al [21,22] designed parallel implementations of ACO on Field Programmable Gate Arrays (FPGA). Considerable changes to the algorithmic structure of the metaheuristic were needed to take benefit of this particular architecture.…”
Section: Hardware-oriented Parallel Acomentioning
confidence: 99%
“…These implementations have utilized inherent parallel capabilities of the hardware, such as hierarchical memory model in General Purpose Graphics Processing Units (GPGPU) [13], [21], redundant processor connections in Optical Pipelined Reconfigurable Mesh (PR-Mesh) systems [22], runtime reconfigurable processor arrays [23], and FPGA [24]. A number of papers have also proposed ACO implementations for the MapReduce framework, a programming model and software framework for distributed data processing [25], [26] …”
Section: Related Workmentioning
confidence: 99%