2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC) 2017
DOI: 10.1109/edssc.2017.8126431
|View full text |Cite
|
Sign up to set email alerts
|

FPGA implementation of neuron block for artificial neural network

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
4
0

Year Published

2018
2018
2023
2023

Publication Types

Select...
4
3

Relationship

0
7

Authors

Journals

citations
Cited by 9 publications
(6 citation statements)
references
References 3 publications
0
4
0
Order By: Relevance
“…The utilization of neural networks in FPGAs involves employing smaller networks with a complete connection configuration [ 27 , 28 ]. When implementing LSTM networks, individual neurons are constructed as separate blocks [ 33 ].…”
Section: Reduction Of Lstm Network Parametersmentioning
confidence: 99%
See 3 more Smart Citations
“…The utilization of neural networks in FPGAs involves employing smaller networks with a complete connection configuration [ 27 , 28 ]. When implementing LSTM networks, individual neurons are constructed as separate blocks [ 33 ].…”
Section: Reduction Of Lstm Network Parametersmentioning
confidence: 99%
“…The main advantage of using FPGA cards is that they can be used to implement massively parallel data-processing algorithms, through a programmable structure based on blocks that operate together, allowing a reconfiguration if necessary to improve connections from stage to stage, necessary for a specific algorithm [27,28]. Microcontrollers are another tool used, but they work sequentially, limiting their development process and application to already-defined tasks [27] FPGA boards contain logic gates, clock controllers, and RAM and ROM memories, among other elements.…”
Section: Fpga Boardmentioning
confidence: 99%
See 2 more Smart Citations
“…The two-step approach is reported to have an improved accuracy that is 10 times better than that of using only SONF and twice better than just using LUT. Li et al [25] implemented a neuron block with sigmoid function using the CORDIC algorithm. Some of the applications of ANN implementation on FPGA include classification of the region of pixels i.e., hand regions by Krips et al [26] using three inputs representing RGB values with a single hidden layer and one output with data represented by integers and weights scaled up and rounded off to the nearest integer.…”
Section: Introductionmentioning
confidence: 99%