2021
DOI: 10.3390/electronics10141706
|View full text |Cite
|
Sign up to set email alerts
|

FPGA Implementation of Image Ordering and Packing Algorithm for TuMag Camera

Abstract: The TuMag instrument is a Tunable Magnetograph that has been designed to measure the magnetic field of the sun. This instrument and others will be connected to a telescope that will be sent into the stratosphere using a balloon for an uninterrupted observation of the sun for four days in the summer of 2022. The TuMag camera is a new development for implementing the image detector of the instrument. It is based on the GPIXEL GSENSE400-BSI scientific CMOS image sensor and an FPGA device in charge of controlling … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2022
2022
2022
2022

Publication Types

Select...
1

Relationship

1
0

Authors

Journals

citations
Cited by 1 publication
(2 citation statements)
references
References 26 publications
0
2
0
Order By: Relevance
“…The GPIXEL sensor supplies image data in eight-channel format. This task is implemented in the swapping module [ 39 ]. Instead of entering the data image incoming from the sensor, it is possible to enter a test image to debug the design using multiplexers without using the image sensor.…”
Section: Tumag Camera Firmware Overviewmentioning
confidence: 99%
See 1 more Smart Citation
“…The GPIXEL sensor supplies image data in eight-channel format. This task is implemented in the swapping module [ 39 ]. Instead of entering the data image incoming from the sensor, it is possible to enter a test image to debug the design using multiplexers without using the image sensor.…”
Section: Tumag Camera Firmware Overviewmentioning
confidence: 99%
“…This work presents a new algorithm for calibrating the channels of the GSENSE image sensor as the main innovation of this work. FPGA devices have proven to be ideal for implementing algorithms for images coming from cameras for astrophysical applications [ 31 , 32 , 33 , 34 , 35 , 36 , 37 , 38 , 39 ]. We have had to design at a low level (structural level) because the data sent by the image sensor to the FPGA cannot be deserialized with the ISERDES IP available in the Vivado suite.…”
Section: Introductionmentioning
confidence: 99%