2019
DOI: 10.1049/joe.2018.8021
|View full text |Cite
|
Sign up to set email alerts
|

FPGA implementation of an arbitrary resample rate, FOH, pulse width modulator

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
2
0

Year Published

2019
2019
2022
2022

Publication Types

Select...
3

Relationship

1
2

Authors

Journals

citations
Cited by 3 publications
(4 citation statements)
references
References 6 publications
0
2
0
Order By: Relevance
“…By replacing the zero-order hold (ZOH) with the first-order hold (FOH) in the sampling process, the modulation signal is more like a continuous signal using the MSMU PWM. The arbitrary sampling rate can be used with the improved harmonic performance, linearity, and phase delay compared with the ZOH sampler [19][20]. The transfer functions of the FOH and the ZOH are…”
Section: ) With Changed Carrier or Sampling Processmentioning
confidence: 99%
See 1 more Smart Citation
“…By replacing the zero-order hold (ZOH) with the first-order hold (FOH) in the sampling process, the modulation signal is more like a continuous signal using the MSMU PWM. The arbitrary sampling rate can be used with the improved harmonic performance, linearity, and phase delay compared with the ZOH sampler [19][20]. The transfer functions of the FOH and the ZOH are…”
Section: ) With Changed Carrier or Sampling Processmentioning
confidence: 99%
“…In order to suppress the aliasing, various repetitive filters are proposed in DC-DC and DC-AC converters, where the introduced phase lag is the main optimization goal [13][14][15][16]. Another switching ripple suppression method is to change the sampling process or the carrier, but the feasibility should be further investigated [17][18][19][20].…”
Section: Introductionmentioning
confidence: 99%
“…The control node also implements three, phase accumulator carrier pulse‐width modulators (PACPWMs) with arbitrary resample rate zero‐order hold [5]. The modulators are configured for 10 kHz asymmetric PWM with 16‐bit amplitude precision and 32‐bit phase accumulator precision.…”
Section: Experimental Validationmentioning
confidence: 99%
“…Second, by replacing the zero-order hold with first-order hold in the sampling process, the modulation signal is more like a continuous signal using multi-update PWM. The arbitrary sampling rate can be used with improved harmonic performance, linearity and phase delay compared with zero-order hold [30][31]. But first-order hold based sampler is still new, and the small signal stability analysis and controller design need to be further researched.…”
Section: Introductionmentioning
confidence: 99%