FPGA Hardware in the Loop Validation of Asynchronous Machine with Full Direct Torque Control Implementation

Abstract

This article provides a full hardware implementation for direct torque control (DTC) of an asynchronous motor (AM) on the Field Programmable Gate Array (FPGA). Due to its high processing frequency, the FPGA circuit presents an alternative for achieving a high performance DTC implementation. This cannot be achieved by any DSP or microcontroller application. The proposed hardware architecture implements three components of DTC control strategy (the integral proportional speed regulator, the estimation and the switching blocks). This implementation has the advantage of being faster, more efficient and with minimum hardware resources on the target FPGA board. The hardware architecture of the DTC control was designed and simulated in Matlab / Simulink using XSG blocks, then synthesized with the Xilinx ISE 14.2 tool, implemented and validated on the Xilinx Virtex-4 FPGA circuit by Hardware in the Loop process.

FPGA Implementation of Direct Torque Control for Surface Mounted Permanent Magnet Synchronous Motor using PID Controller

“…Those devices evolved to the high performance CPLDs and FFGAs that are now being commercialized in the market [8]. Also, FPGA circuits provide a suitable option for quick calculations [10]. It has the capacity to run activities in massive parallel.…”