2019 IEEE 11th International Conference on Advanced Infocomm Technology (ICAIT) 2019
DOI: 10.1109/icait.2019.8935935
|View full text |Cite
|
Sign up to set email alerts
|

FPGA-Based Rapid Electroencephalography Signal Classification System

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Year Published

2021
2021
2023
2023

Publication Types

Select...
5
3

Relationship

0
8

Authors

Journals

citations
Cited by 13 publications
(4 citation statements)
references
References 11 publications
0
4
0
Order By: Relevance
“…In Reference [ 47 ], a pure hardware system based on the FPGA for EEG-MI classification is presented. The EEG signals are processed as a series of multi-channel images in the continuous time domain showing the energy changes in the cerebral cortex during the MI of the subjects.…”
Section: Review Of the Embedded Bci Systemsmentioning
confidence: 99%
“…In Reference [ 47 ], a pure hardware system based on the FPGA for EEG-MI classification is presented. The EEG signals are processed as a series of multi-channel images in the continuous time domain showing the energy changes in the cerebral cortex during the MI of the subjects.…”
Section: Review Of the Embedded Bci Systemsmentioning
confidence: 99%
“…Even though portability and low latency are key properties in the neural interface domain, we found prospectively few implementations addressing portable computing platforms such as FPGAs or microcontrollers (uCs) rather than PCs, that we reported in Table 1. In [20] a CNN deployed on FPGA is used for decoding in real-time the electroencephalographic (EEG) signal acquired from 10 channels during a two-class motion imagery classification task. The input of the CNN is structured as a series of frames, with each frame representing a one-second segment of the EEG signal across three frequency bands.…”
Section: Related Workmentioning
confidence: 99%
“…The classification accuracy reached approximately 70.0%. To improve this system, a field-programmable gate array (FPGA) accelerator system 15) was proposed, which combines both flexibility and reconfigurability of different CNN structures. Applying the synchronous dataflow model to an embedded system and configuring the intellectual property cores of each layer separately, a 16-bit fixed-point CNN was finally used for EEG classification.…”
Section: Review Of Bci Applicationsmentioning
confidence: 99%