FPGA-based Implementation of SHA-256 with Improvement of Throughput using Unfolding Transformation

Abstract

Security has grown in importance as a study issue in recent years. Several cryptographic algorithms have been created to increase the performance of these information-protecting methods. One of the cryptography categories is a hash function. This paper proposes the implementation of the SHA-256 (Secure Hash Algorithm-256) hash function. The unfolding transformation approach was presented in this study to enhance the throughput of the SHA-256 design. The unfolding method is employed in the hash function by producing the hash value output based on modifying the SHA-256 structure. In this unfolding method, SHA-256 decreases the number of clock cycles required for traditional architecture by a factor of two, from 64 to 34 because of the delay. To put it another way, one cycle of the SHA-256 design can generate up to four parallel inputs for the output. As a result, the throughput of the SHA-256 design can be improved by reducing the number of cycles by 16 cycles. ModelSim was used to validate the output simulations created in Verilog code. The SHA-256 hash function factor four hardware implementation was successfully tested using the Altera DE2-115 FPGA board. According to timing simulation findings, the suggested unfolding hash function with factor four provides the most significant throughput of around 4196.30 Mbps. In contrast, the suggested unfolding with factor two surpassed the classic SHA-256 design in terms of maximum frequency. As a result, the throughput of SHA-256 increases 13.7% compared to unfolding factor two and 58.1% improvement from the conventional design of SHA-256 design.

A State-of-the-Art Survey for IoT Security and Energy Management based on Hashing Algorithms

“…Mohanty, Mohan Debarchan, et al [36], 2022: presented a modified SHA-256 encryption algorithm for securing medical insurance data, enhancing security and efficiency in healthcare data management. Suhaili, et al [37], 2022: focused on optimizing the SHA-256 hash function with unfolding techniques to improve throughput. The design shows promise for various cryptographic applications.…”

“…Suhaili, et al [37], 2022, focused on the implementation of the SHA-256 (Secure Hash Algorithm-256) hash function. They introduced the concept of the unfolding transformation to augment the throughput of the SHA-256 design, effectively reducing the number of clock cycles from 64 to 34 and enabling the generation of up to four parallel inputs for output in a single cycle.…”