2007
DOI: 10.1007/978-3-540-77226-2_20
|View full text |Cite
|
Sign up to set email alerts
|

FPGA-Based Architecture for Computing Testors

Abstract: Abstract. Irreducible testors (also named typical testors) are a useful tool for feature selection in supervised classification problems with mixed incomplete data. However, the complexity of computing all irreducible testors of a training matrix has an exponential growth with respect to the number of columns in the matrix. For this reason different approaches like heuristic algorithms, parallel and distributed processing, have been developed. In this paper, we present the design and implementation of a custom… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2010
2010
2021
2021

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 6 publications
(3 citation statements)
references
References 3 publications
0
3
0
Order By: Relevance
“…Algorithms addressing the search of all TTs must run as faster as possible [18][19][20][21][22][23][24]. Various strategies have been developed to reach this goal, for example, the application of hardware and software-hardware configurations [25,26]. In addition, several algorithms have been proposed in order to compute only the minimum-length TTs [27,28], not the set of all TTs.…”
Section: Introductionmentioning
confidence: 99%
“…Algorithms addressing the search of all TTs must run as faster as possible [18][19][20][21][22][23][24]. Various strategies have been developed to reach this goal, for example, the application of hardware and software-hardware configurations [25,26]. In addition, several algorithms have been proposed in order to compute only the minimum-length TTs [27,28], not the set of all TTs.…”
Section: Introductionmentioning
confidence: 99%
“…13,14 ). These architectures are able to evaluate if a feature combination fulfills the testor or typical testor property in a single clock cycle, using an exhaustive algorithm, or the external-type algorithm BT.…”
Section: Algorithms For Computing Typical Testorsmentioning
confidence: 99%
“…Recently, implementations for feature-selection algorithms over FPGA-based embedded systems have been developed (Ref. 13,14 ).…”
Section: Introductionmentioning
confidence: 99%