2011
DOI: 10.1007/s11235-011-9487-3
|View full text |Cite
|
Sign up to set email alerts
|

FPGA-based architecture and implementation techniques of a low-complexity hybrid RAKE receiver for a DS-UWB communication system

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
1
0

Year Published

2015
2015
2015
2015

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 6 publications
0
1
0
Order By: Relevance
“…It can be allows a low cost image encryption for embedded systems while still providing a good tradeoff between performance and hardware resources [11]. Author emphasizes the Sum of Product (SOP) block arithmetic algorithms to collection of cascaded blocks performing unit operations [12][13][14][15].…”
mentioning
confidence: 99%
“…It can be allows a low cost image encryption for embedded systems while still providing a good tradeoff between performance and hardware resources [11]. Author emphasizes the Sum of Product (SOP) block arithmetic algorithms to collection of cascaded blocks performing unit operations [12][13][14][15].…”
mentioning
confidence: 99%