2011 Brazilian Symposium on Computing System Engineering 2011
DOI: 10.1109/sbesc.2011.18
|View full text |Cite
|
Sign up to set email alerts
|

Formal Verification of UML Sequence Diagrams in the Embedded Systems Context

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
8
0

Year Published

2012
2012
2022
2022

Publication Types

Select...
7
2

Relationship

0
9

Authors

Journals

citations
Cited by 12 publications
(8 citation statements)
references
References 7 publications
0
8
0
Order By: Relevance
“…Significant amount of work has been done on integrating graphical and formal specification techniques to support system development (see e.g., [5,11,13,27]). In particular, the combination UML with Petri Nets is discussed in [5]. The paper shows a method for translating UML sequence diagrams to Petri nets and verifying deadlock freeness, reachability, safety and liveness properties.…”
Section: Discussionmentioning
confidence: 99%
“…Significant amount of work has been done on integrating graphical and formal specification techniques to support system development (see e.g., [5,11,13,27]). In particular, the combination UML with Petri Nets is discussed in [5]. The paper shows a method for translating UML sequence diagrams to Petri nets and verifying deadlock freeness, reachability, safety and liveness properties.…”
Section: Discussionmentioning
confidence: 99%
“…This section discusses the use of the proposed transformation approach for an early stage system verification and identifying the appropriate system design by considering a real-time embedded sensor application. This embedded sensor application inspired from Cunha et al 37 originally described in Di Natale and Stankovic 38 detects and tracks objects in the environment. In Cunha et al, 37 the authors propose the translation of the UML SD model into the PN model and its analysis to verify different system properties such as deadlock freeness, reachability, safety, and liveness.…”
Section: Case Study and Evaluationmentioning
confidence: 99%
“…For example, [6] defines and explains the relationship between sequence diagrams and normal Petri nets. Cunha et al [19] also translate UML sequence diagrams to Petri nets and verify deadlock freeness, reachability, safety and liveness properties by using a model checker. Soares et al [7] present an approach to automatically translate Sequence Diagrams to coloured Petri nets(CPN) ready for execution with CPN Tools.…”
Section: Related Workmentioning
confidence: 99%