2007
DOI: 10.1007/s11241-007-9036-z
|View full text |Cite
|
Sign up to set email alerts
|

Formal verification of multitasking applications based on timed automata model

Abstract: The aim of this paper is to show, how a multitasking application running under a real-time operating system compliant with an OSEK/VDX standard can be modeled by timed automata. The application under consideration consists of several non-preemptive tasks and interrupt service routines that can be synchronized by events. A model checking tool is used to verify time and logical properties of the proposed model. Use of this methodology is demonstrated on an automated gearbox case study and the result of the worst… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
29
0

Year Published

2010
2010
2022
2022

Publication Types

Select...
6
2
2

Relationship

0
10

Authors

Journals

citations
Cited by 56 publications
(30 citation statements)
references
References 29 publications
(24 reference statements)
0
29
0
Order By: Relevance
“…Waszniowski [15] modelled OSEK using timed automata within the UPPAAL model checker, and performed schedulability analyses. Huang et al [16] modelled OSEK in CSP to verify various properties such as deadlock freedom.…”
Section: Related Workmentioning
confidence: 99%
“…Waszniowski [15] modelled OSEK using timed automata within the UPPAAL model checker, and performed schedulability analyses. Huang et al [16] modelled OSEK in CSP to verify various properties such as deadlock freedom.…”
Section: Related Workmentioning
confidence: 99%
“…To the developed OSEK/VDX applications, the paper [27] has proposed a method to check the timing property based on the UPPAAL. In addition, in order to use Spin model checker to check the safety property of developed OSEK/VDX applications, in our previous work [10] a synchronization model (synM) is used to simulate the executions of the OSEK/VDX application.…”
Section: Related Workmentioning
confidence: 99%
“…A comprehensive safety analysis is a must, not only at the overall system level, but also at the software level. Model checking [3], one of the most commonly used automated formal verification techniques, has been applied for the verification of operating systems [4]- [6]. Nevertheless, existing works are either limited to small-scale operating systems such as TinyOS or focus on specific aspects of a system, such as timing and scheduling analysis.…”
Section: Introductionmentioning
confidence: 99%