Formal Techniques for Synchronized Fault-Tolerant Systems

PVS is the most recent in a series of verification systems developed at SRI. Its design was strongly influenced, and later refined, by our experiences in developing formal specifications and mechanically checked verifications for the fault-tolerant architecture, algorithms, and implementations of a model "reliable computing platform" (RCP) for life-critical digital flight-control applications, and by a collaborative project to formally verify the design of a commercial avionics processor called AAMPS.Several of the formal specifications and verifications performed in support of RCP and AAMPS are individually of considerable complexity and difficulty. But in order to contribute to the overall goal, it has often been necessary to modify completed verlfications to accommodate changed assumptions or requirements, and people other than the original developer have often needed to understand, review, build on, modify, or extract part of an intricate verification.In this paper, we outline the verifications performed, present the lessons learned, and describe some of the design decisions taken in PVS to better support these large, difllcult, iterative, and collaborative verifications.

show abstract

Formal Techniques for Synchronized Fault-Tolerant Systems

Cited by 8 publications

References 8 publications

Formal verification for fault-tolerant architectures: Some lessons learned

Formal verification for fault-tolerant architectures: Some lessons learned

Untitled

Formal verification for fault-tolerant architectures: prolegomena to the design of PVS

Contact Info

Product

Resources

About