2012 International Electron Devices Meeting 2012
DOI: 10.1109/iedm.2012.6479020
|View full text |Cite
|
Sign up to set email alerts
|

First demonstration of logic mapping on nonvolatile programmable cell using complementary atom switch

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
31
0

Year Published

2014
2014
2020
2020

Publication Types

Select...
4
3
1

Relationship

0
8

Authors

Journals

citations
Cited by 40 publications
(31 citation statements)
references
References 3 publications
0
31
0
Order By: Relevance
“…In 2011, Miyamura et al [75] implemented a test chip with a 32 Â 32 crossbar switch based on CBRAM on top of 90-nm CMOS; a 72% reduction in chip area was obtained compared with a standard SRAM-based design. A year later, Miyamura et al [76] demonstrated a test chip based on CBRAM devices on top of 65-nm CMOS. The chip had 3 Â 3 programmable blocks, which were essentially tiles in terms of FPGAs.…”
Section: B Implementationsmentioning
confidence: 98%
See 1 more Smart Citation
“…In 2011, Miyamura et al [75] implemented a test chip with a 32 Â 32 crossbar switch based on CBRAM on top of 90-nm CMOS; a 72% reduction in chip area was obtained compared with a standard SRAM-based design. A year later, Miyamura et al [76] demonstrated a test chip based on CBRAM devices on top of 65-nm CMOS. The chip had 3 Â 3 programmable blocks, which were essentially tiles in terms of FPGAs.…”
Section: B Implementationsmentioning
confidence: 98%
“…(a) Schematic diagram of a programmable block[76] consisting of two four-input LUTs linked with the vertical and horizontal wire via input/output crossbars. (b) Schematic of the output crossbar array, which has two wires for each direction: top, down, right, and left.…”
mentioning
confidence: 99%
“…Since the SRAMs and pass-transistors occupy a large area Manuscript in the front end of line, the chip size is increased. On the other hand, the CAS can be embedded in the back end of line (BEOL) as a crossbar switch, resulting in a small chip size with 75% area reduction [5], [6]. Reduction of the capacitance in the routing path due to a shortened wire length and smaller capacitance of the CAS contributes to 61% reduction in active power consumption.…”
Section: Introductionmentioning
confidence: 99%
“…Programming scheme of the DCAS, and IV characteristics of I ds and I gs in both of the on-and off-states[10].…”
mentioning
confidence: 99%