2017 ASEE Annual Conference &Amp; Exposition Proceedings
DOI: 10.18260/1-2--28360
|View full text |Cite
|
Sign up to set email alerts
|

First Course in VHDL Modeling and FPGA Synthesis of Digital Systems

Abstract: He is currently an associate professor of Computer Engineering at Kettering University. His research interests include Computer Microarchitecture, Computer Arithmetic, Parallel Processors and Network on Chip. He is also interested in and actively working on innovative methods of teaching.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 1 publication
(1 reference statement)
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?