2004
DOI: 10.1016/j.microrel.2004.05.020
|View full text |Cite
|
Sign up to set email alerts
|

Finite element simulation of package stress in transfer molded MEMS pressure sensors

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3

Citation Types

0
11
0

Year Published

2009
2009
2022
2022

Publication Types

Select...
5
2
1

Relationship

0
8

Authors

Journals

citations
Cited by 40 publications
(12 citation statements)
references
References 11 publications
(10 reference statements)
0
11
0
Order By: Relevance
“…Finite element analysis (FEA) has been commonly used to simulate multiphysics effects of MEMS structures [9][10][11]. However, MEMS designers are continually reaching FEA limits due to excessive demands on CPU-time and memory resources [12].…”
Section: Introductionmentioning
confidence: 99%
“…Finite element analysis (FEA) has been commonly used to simulate multiphysics effects of MEMS structures [9][10][11]. However, MEMS designers are continually reaching FEA limits due to excessive demands on CPU-time and memory resources [12].…”
Section: Introductionmentioning
confidence: 99%
“…However, low throughput and a large packaging volume are not suitable for portable commercial products. To be SMD compatible, researchers have proposed a variety of plastic packaging techniques in which the pressure sensors are initially adhered to a lead-frame substrate, and then encapsulated using a suitable plastic molding compound [5][6][7][8]. However, the extra-space that is reserved for the lead-frame substrates used in these techniques inevitably increases the package size.…”
Section: Introductionmentioning
confidence: 99%
“…Besides the analytical efforts, the temperature-dependent behavior of a packaged MEMS was mostly simulated using FEM. The simulation covers a wide variety of devices, including resonators (De Anna et al 1999), accelerometers (Li and Tseng 2001;Zhang and Tee 2004;Zhang et al 2007), pressure sensors (Chiou 2003;Meyyappan et al 2003;Krondorfer et al 2004;Peng et al 2005;Lee et al 2006), etc., and the packaging scheme includes dual-in-package, ball grid array, chip scale package, chip on board, flip chip on board, etc. Most of the simulations were conducted in combination with experiments and prototype tests.…”
Section: Introductionmentioning
confidence: 99%